



KTU NOTES

The learning companion.

**KTU STUDY MATERIALS | SYLLABUS | LIVE
NOTIFICATIONS | SOLVED QUESTION PAPERS**


Website: www.ktunotes.in

MP

- Programmable device that takes in no's, performs on them arithmetic or logical operations according to the pgm stored in memory and then produces other no's as a result.

Features

1. 8-bit
2. NMOS chip
3. 40 pin
4. LSI chip
5. 4.5V
6. 3MHz CLK
7. 80 inst.
8. 246 Opcode

Architecture of 80851. ALU

- It perform arithmetic and logical opera.
- add, sub, AND, OR etc. on 8-bit data.

2. Accumulator

- 8-bit register - part of ALU
- It store 8-bit data & to perform arithmetic & logical opera.
- Result of opera → stored in Accumulator.

3. General purpose Registers

- 6 - GPR. → B, C, D, E, H, L.
- Each can hold 8-bit data.
- can work in pair to hold 16-bit → BC, DE, HL
- programmer can copy or store data.

4. Temporary Register

- 8-bit register - Associated with ALU
- It hold data during Arith/logical opera.

5. Flag Register

- 8-bit register - 5-FF
- Array of FF - gives status of the opera.

D7	D6	D5	D4	D3	D2	D1	D0
S	Z	X	AC	X	P	X	CY

Sign, zero, Auxiliary carry, parity, carry.

6. Instruction Register and decoder

- 8-bit register
- It hold op code of ins which is being to be executed.
- Ins. dec. decodes the information present in inst. register.

7. Program counter

- 16-bit
- Used to store the memory add. location of the next inst. to be fetched.
- MP INC → PC → whenever an inst. executed.

8. Stack pointer

- 16-bit.
- It points to the top element of data stored in the stack.

9. Address buffer & address-data buffer

- content of SP & PC is loaded → AB & ADB to communicate with CPU.

10. Address & data bus

Address Bus → carries the location to where it should be stored &
→ Unidirectional

Data Bus → carries data to be stored
→ Bidirectional

11. Timing & control unit

- generate & provide timing & control signals to MP for execution of opera.

control signals to CPU & peripheral
control signals to MP & peripheral

Control signals: READY, RD, WR, ALE

Status signals: SO, SI, IO/M

DMA signals: HOLD, HLDA

Reset signals: RESET IN, RESET OUT

12. Interrupt control

→ It controls interrupts during a process

→ 5 interrupt signals

INTR, ~~INT~~ RST 7.5 → 5.5 & TRAP.

13. Serial I/O control

→ It controls serial data communication

→ SID & SOD

Pinout classification (6 groups)

1. Address Bus

2. Data Bus

3. Control and status signals.

4. Power supply & frequency signals.

5. Externally initiated signals

6. Serial I/O ports.

1. Address & Data bus

→ 16 signal lines - used as one addr. bus

→ Split into 2 segments
A₁₅-A₈ → unidirectional
A₇-A₀ → Bidirectional
High order address of 16 bit
Low order address of 16 bit

2. Control & Status signals

Control signals: High → address
Low → data

1. ALE → Indicate a valid address on the bus
→ positive going pulse used to latch the address on the bus.

2. $\overline{RD}$: Read memory / I/O device.

→ Indicate selected memory / I/O device is to be read

→ Data bus is ready for receiving data from the M/I/O device

→ Indicate that data on the data bus is to be written into selected memory location / I/O device

Status signals

1. $\overline{IO/\overline{M}}$ - Select memory or I/O device

when = 1 → I/O operation

= 0 → $\overline{M}$ memory operation

2. S₁, S₀

IO/ $\overline{M}$	S ₁	S ₀	OPERATION
0	0	1	Mem. WRITE
0	1	0	Mem. READ
0	1	1	OPCODE FETCH
1	0	1	I/O WRITE
1	1	0	I/O READ
1	1	1	INTA.
	0	0	HLT.

3. Power supply & frequency signals

• V_{CC} - +5V V_{SS} - GND

• X₁, X₂ → crystal oscillator connections to set frequency of internal CLK generator

• CLK(OUT) → clock output is used as s/m clock for peripheral device connected to MP

4. Externally Initiated signals.

1. DMA → Direct memory Access

- used for large vol. data transfer b/w memory & I/O device directly.

2. HOLD → To request the control of s/m bus.

3. HLDA → on the receive of HOLD sig. the MP acknowledges the request by sending out HLDA.

→ After getting HLDA sig. the DMA starts direct transfer of data.

4. READY: (V/P) It indicates whether the memory or IO device ready for data trans.

5. RESET IN: used to reset the MP. $PC \rightarrow 0$.

6. RESET OUT: Reset all the connected device when MP is reset.

5. Serial I/O Control signals

1. SID $\rightarrow$ Serial I/O data line
2. SOD $\rightarrow$ Serial O/P data line

Interrupt Control Signals

- Generated by external device to request the MP to perform a task.

- 5. interrupt signals (H/W).

1. TRAP
2. RST 7.5
3. RST 6.5
4. RST 5.5
5. INTR.

INTA - Acknowledgement signal (interrupt)

Instruction

Opcode $\rightarrow$ gives information about what to do

Operand $\rightarrow$ where to do
1 byte = 8 bit

Classification (Based on word size)

1. One byte inst.

$\rightarrow$ It includes opcode & operand in same byte.

Eg: MOV A, C, ADD B

2. Two byte inst

$\rightarrow$ 1st byte $\rightarrow$ opcode;

2nd byte $\rightarrow$ operand.

Eg: MVI, A, 08

3. Three byte inst

$\rightarrow$ 1st byte $\rightarrow$ opcode

2nd & 3rd $\rightarrow$ 16-bit address

Eg: LDA 2050., LXI

Addressing Modes

1. Direct add. mode
2. Register add. mode
3. Register Indirect add. mode
4. Immediate add. mode
5. Implicit add. mode

1. Direct add.

$\rightarrow$ Address of data is given in the inst. itself

$\rightarrow$ 3. byte inst.

$\rightarrow$ LDA 2000, STA 2400

2. Register add.

$\rightarrow$ Data is in one of the registers

$\rightarrow$ MOV A, B, MOV A, B

3. Register Indirect add.

$\rightarrow$ The data is in memory, the add. of memory is not directly given in the inst

$\rightarrow$ MOV A, M - move the content of the memory to accumulator, whose add. is in the HL pair.

4. Immediate add.

$\rightarrow$ operand is specified within the inst

$\rightarrow$ MVI A, 08

$\rightarrow$ data is placed immediately after the opcode

5. Implicit add.

$\rightarrow$ Inst. which operates on the content of the accumulator.

$\rightarrow$ CMP, RLC,

Instruction set:

1. Data transfer Inst

- It performs transfer of data from one register to another, from mem $\rightarrow$ Regs. or Regs $\rightarrow$ mem.

Eg: MOV, MVI, LXI

- 1 byte inst

- It perform arithmetic opera. of the content of a register or memory

Ex: ADD, SUB, INR, DEC

3. Logical group

- It perform logical operations
- ANA, XRA, ORA, CMP, RAL

4. Branch control group - Branching inst

- Instructions for conditional & unconditional jump subroutines, CALL & RET & Restart.

Ex: JMP, JC, JZ, CALL
Control EI EA

5. I/O & machine control - control inst

- Inst which control the I/O & machine.
- IN_{Δ}^{port} - Δ ip data to accu from a port with 8-bit add.
- OUT port - $A \rightarrow$ o/p data
- HLT - stop executing pgm
- NOP - no operation

DI - disable interrupt
EI - enable interrupt

Instruction cycle:

1. Machine cycle:

- It is the time required to complete one operation of accessing the memory / I/O device.
- consist 3-6T states
- Every machine cycle, first op. is op-code fetch
- op code fetch, mem. Read, mem write, I/O Read, I/O write, INTR Acknowledge, Bus idle.

2. Instruction cycle:

- Time required to execute one instruction

3. T-state:

- It is the time corresponding to one clock period
- Basic unit to calc. the time taken for each execution of instr. & program in a processor.

$$T = \frac{1}{f} \quad f = \text{internal clock freq}$$

Timing Diagrams:

- It is a graphical representation
- represents the execution time taken by each inst in a graphical format.

8085 μ P has following machine cycle-

1. Opcode fetch - (4T or 6T)
2. Mem. Read - 3T
3. Mem write - 3T
4. I/O Read - 3T
5. I/O write - 3T

Following buses & control signals must be shown in a timing diagram

1. Higher order add^{bus} - $A_8 - A_{15}$
2. Multiplexed Add/Bus - $AD_0 AD_7$
3. ALE
4. $IO/\bar{M}$
5. $\bar{S}_0 \bar{S}_1$
6. $\bar{RD}$
7. $\bar{WR}$

- A pgm is a set of logically ordered instructions written in a specific sequence to accomplish a task

- Compiler - reads the entire pgm first & translates it into the object code

- Interpreter - reads one inst at a time & produces its object code & executes the inst. before reading next inst

Steps to write a pgm

1. Analyze the pgm problem
2. Develop pgm logic
3. Write algorithm
4. Make a flowchart
5. Write program instrs. using ALP

Multiply two numbers

```

LDA 2000 H
MOV B, A
LDA 2001 H
MOV C, A
MVI A, 00 H
L1: ADD B
DCR C
JNZ L1
STA 2010
HLT


```

The stack

- It is an area of memory identified by the programmer for temporary storage of information

- It works in LIFO manner.

- The stack normally grows backwards into memory



- Stack is shared by pgmr & NP

- LXI SP, FFFF H → Setting SP to location FFFF H (end of the mem for 8085)

Saving data

- Information is saved by PUSH inst

- It is retrieved back by POP inst.

- Both PUSH & POP work with register pairs only.

PUSH instruction (1 Byt inst)


- 1 Byte inst. steps ↓

- Decrement SP

- Copy the content of reg B to the memory location pointed to by SP.

- Decrement SP

- Copy the content of reg C to the mem. location pointed to by SP




POP instruction (1 Byt inst)

- Copy the contents of mem. location pointed by SP to regis E

- Increment SP

loc. pointed by SP

Increment SP.




Subroutines

- group of inst that will be used repeatedly in different locations of the pgm.
- Rather than repeat the same inst several times they can be grouped into a subroutine that is called from diff. location
- In ALP, a subroutine can exist anywhere in the code.
- The subroutines are mainly placed separately from the main pgm.
- 8085 has 2 inst.
 1. CALL $\rightarrow$ Redirect pgm execution to the subroutine
 2. RET $\rightarrow$ Return the execution to the calling routine

The CALL inst

- CALL 4000H (3 byte inst)
- When CALL inst is fetched, the μP knows that next two location contain 16-bit subroutine address in the memory




- μP reads the subroutine pgm from the next two memory location and store the HO-8-bit of the address in the [W] regis & store LO-8-bit of the address $\rightarrow$ [Z] regis

- pushes the current value of PC into the stack (address)
- loads the PC with 16-bit address supplied with the CALL inst. from [W] & [Z] register

RET (1 byte)

- Retrieve the return address from top of SP.
- loads the PC with the return address.



DELAY ROUTINE

- They are subroutines used for maintaining the timings of various operations in μP

Delay routine process

- written as subroutine. $\rightarrow$ a count is loaded in regis.
- $\rightarrow$ It DEC by 1 & zero flag is checked $\rightarrow$ To verify zero or not. $\rightarrow$ continued until regis is zero.
- $\rightarrow$ when it is zero $\rightarrow$ time delay is over & return back to main pgm to carry out desired operation

Delay:

- Total time taken to execute the delay routine

Q: write a delay routine to produce a time delay of 0.5 ms in 8085 - CLK = 3 MHz.

$\rightarrow$ Delay required = 0.5 ms

$$\begin{aligned}
 & \text{MVI D, N} \\
 & L1: DCR D \\
 & JNZ L1 \\
 & RET
 \end{aligned}
 \quad \left. \vphantom{\begin{aligned} & \text{MVI D, N} \\ & L1: DCR D \\ & JNZ L1 \\ & RET \end{aligned}} \right\} \text{RN} + 32$$

$$\begin{aligned}
 T \text{ for 1 T-state} &= \frac{1}{f} \\
 &= \frac{1}{3 \times 10^6} \\
 &= 0.33 \mu s
 \end{aligned}$$

$$\begin{aligned}
 \text{No. T-state required for} & \quad \text{Required time delay} \\
 \text{delay of 0.5 ms} &= \frac{\text{Time for one T-state}}{0.5 \text{ ms}} = 1500 \times 10 \\
 &= 1500 \times 10
 \end{aligned}$$

$$KN+32 = 1500$$

$$M = 104.857 \approx 105_{10} = \underline{\underline{69H}}$$

2. Write an ALP for 8085 to count from AAH to $00H$, with time delay of 2ms for each count.

$$f = 1MHz$$

$$T_{statk} = \frac{1}{1 \times 10^6} = \underline{\underline{1\mu s}}$$

Main Pgm.

```
MVI C, AAH
LJMP CALL DELAY
DCR C
JNZ L1
HLT.
```

Sub Delay Pgm

```
DELAY: MVI D, 4AH
Next: NOP
      NOP
      NOP
      DCR D
      JNZ Next
      RET
```

1. Addition of 2 8-bit

$19H + 56H$ $[2501] \leftarrow 19$ $[2503] \rightarrow 75$
 $[2502] \leftarrow 56$

```
⇒ LDA 2501
   MOV B, A
   LDA 2502
   ADD B
   STA 2503
   HLT.
```

2. Addition of 2 8-bit with carry

```
⇒ MVI C, 00
   LDA 4150
   MOV B, A
   LDA 4151
   ADD B
   JNC L1
   INRC
L1: STA 4152
   MOV A, C
   STA 4153
   HLT
```

MVI C, 00

LDA 2500

MOV B, A

LDA 2501

SUB B

JNC L1

CMA → Complement A content

INRA → Increment A

INRC

L1: STA 2502

MOV A, C

STA 2503

HLT.

4. Multiplication of 2 8-bit

LDA 2500

MOV B, A

LDA 2501

MOV C, A

MVI A, 00 → carry

MVI D, 00 → carry with carry

L1: ADD B

JNC L2

INRD

L2: DCR C

JNZ L1

STA 2502

MOV A, D

STA 2503

HLT.

5. Division of 2 8-bit

LDA 2500

MOV B, A

LDA 2501

MVI C, 00

LOOP1: CMP B

JC LOOP

SUB B

INRC

Loop: STA 2502

MOV A, C

STA 2503

HLT.


```

loop: STA 2502
      MOV A,C
      STA 2503
      HLT

```

⑥ Smallest no. in an array.

```

LXI H, 4200 - count size
MOV B,M → Count
INX H
MOV A,M
DCR B
loop: INX H
      CMP M → if A < M go to loop 2
      JC loop1
      MOV A,M → set the new no as smallest
loop1: DCR B
      JNZ loop → Repeat comparison till B=0
      STA 4300 → Store smallest value at 4300.

```

⑦ Largest no. in an array.

```

LXI H, 2400
MOV B,M
INX H
MOV A,M
DCR B
loop INX H
      CMP M
      JNC loop1
      MOV A,M
loop1: DCR B
      JNZ loop
      STA 4300
      HLT.

LXI H, 2500
MOV C,M
INX H
MOV A,M
DCR C
L1: INX H
      CMP M.
      JNC L2.
      MOV A,M
L2: DCR C
      JNZ L1
      STA 2400H
      HLT.

```

Ascending.

```

MVI B, COUNT H
DCR B
L3: MOV C,B
LXI H, 2501H
L2: MOV A,M.
INX
MOV D,M
CMP M.
JC L1. — JNC ⇒ Descending
MOV A,A
DCR H
MOV M,D
INX H
L1: DCR C
JNZ L2
DCR B
JNZ L3
HLT.

```

DAA

```

LSB > 9 or AC = 1
⇒ 6 + LSB
MSB > 9 or CY = 1
⇒ 6 + MSB

```

Interrupt

→ It is a signal send by an external device to the μP to perform a task or work.

Process

- μP always check for interrupt at last $M.C.$
- If any → accept & sent $INTA$ signal.
- Current value of PC saved → OP
- Starting add. of ISR will copied to PC
- μP execute ISR .
- Return back to main pgm when RET is called & retrieve back starting address from SP .

Classification

1. Maskable & non-maskable
2. Vectored & non-vectored.
3. ~~Hardware~~ & ~~sw~~

1. Maskable

- Interrupt that can be disabled or ignored by the inst. of CPU
- Masking prevents interrupt from disturbing main pgm execution.
- Useful in case of Low priority interrupts.
- Eg: $RST 7.5, 6.5, 5.5$ & $INTR$.

2. Non-maskable

- Interrupt that cannot be disabled or ignored by the inst. of CPU .
- Used in critical power failure situations
- Eg: $TRAP$.

3. Vectored

- They have fixed vector address, which is the starting address of the subroutine
- $TRAP, RST 7.5, 6.5, 5.5,$

4. Non-vectored

- They don't have a predefined vector address.
- Eg: $INTR$.

Types of Interrupts

1. S/W interrupt
2. H/W interrupt

- They are pgm inst.
- Inst. inserted at desired location in program.
- While running pgm , if sw interrupt encountered, then the μP execute ISR .
- 8- sw interrupts → $RST 0 \rightarrow RST 7$

2. H/W interrupt

- External device initiate the hw interrupt
- By sending an appropriate signal to μP through interrupt pin.
- 5- hw interrupt

$TRAP, RST 7.5, 6.5, 5.5, INTR$.

a) TRAP

- Non-maskable interrupt
- Vectored interrupt
- Highest priority
- edge & level triggered.

b) $RST 7.5$

- maskable Controlled by DI & EI .
- vectored
- 2nd Highest
- edge sensitive.

c) $RST 6.5, 5.5$

- maskable DI & EI .
- vectored.
- 3rd & 4th priority
- edge & level triggered.

d) INTR

- Maskable DI & EI .
- Non-vectored.
- Lowest priority
- level sensitive

Masking / unmasking of Interrupt

- EI, DI, SIM, RM .

→ Inst sets the interrupt enable FF.


- RST 7.5, 6.5, 5.5 & INTR → enabled using EI

DI


→ Reset the interrupt enable FF.

- RST 7.5, 6.5, 5.5

SIM: Set Interrupt Mask.




RIM: The status of pending interrupts can be read from Accumulator



I/O interfacing

- Interfacing is the process of connecting external devices with μP so that they can exchange information.


- Keyboard, printer.



I/O interfacing Technique.

→ Memory mapped I/O

→ I/O mapped I/O.



memory mapped I/O

I/O mapped I/O.

1. single addr. space for mem. & I/O devices.

2. uses same instructions to access both mem. & I/O devices.

for both mem & I/O devices are used → mem & I/O devices

LDA, STA, LDAXP, STAXP, IN & OUT. etc.

Data transfer b/w any reg & I/O devices

Device addr. is 16 bit A0-A15

8-bit address

A0-A7 or A8-A15

Memory Interfacing

- process of connecting memory with μP through buses & other h/w

Address Decoding Techniques


→ Absolute decoding (Full decoding)

→ Linear decoding (partial decoding)

Absolute decoding

- All available addr. lines are used for decoding to select a location.

Linear decoding



* don't care A10 → A15

Start EPROM - 0000H

End EPROM - 03FF

Start RAM - 0400

End RAM - 07FF


1. All higher address bit line 1. Few higher add. are used for decoding to select the mem. or I/O device.
2. More H/W is required to design decoding logic 2. less H/W is required & sometimes it can be eliminated
3. High cost for decoding ckt 3. low cost
4. No multiple add 4. has multiple address
5. used in large s/m 5. used in small s/m.

Interfacing I/O Port.

- programmable peripheral interface PPI.
- 8255. is a general purpose I/O device that designed to transfer I/O to up.
- Features
 - 3 8-bit I/O ports. PA, PB, PC
 - Add/data bus must be externally demuxed
 - TTL compatible.
 - It has improved dc driving capability

Functions of PPI

1. Data bus (D₀-D₇) - 8 bit - Bidirectional.
2. CS - low signal → data trans
3. $\overline{RD}$
4. $\overline{WR}$
5. Address (A₀-A₁)
6. RESET



7. Data Bus Buffer
8. Read/write control logic
9. Group A & Group B control
10. Port A, B, C. → 8-bit Buffer I/O latch
8-bit unlatched buffer

Modes of operation

- Bit set Reset (BSR) mode.
- I/O mode

1. BSR mode

- any one of 8-bit of port C can be set or reset depending upon the select bits in control word register

2. I/O mode.

Mode 1 (strobed I/O mode)

- port A & B → i/p or o/p
- handshake signals are exchanged
- i/p & o/p data are latched.

Mode-0 (Simple I/O)

- port A & B & C.
- Simple i/p or o/p.
- any port can be used as an i/p or o/p.
- Don't have Handshake / Interrupt capability

Mode-2 (strobed bidirectional)

- port A.
- Allows bidirectional data transfer
- using handshake


Handshaking Signals.

- dedicated signals to coordinate data transfer between two devices with different speed.


eg;

Control Word format.


BSR mode.



I/O mode



Interfacing of 7 segment display



D7 D6 D5 D4 D3 D2 D1 D0
1 0 0 0 0 0 0 0

Program. → to blink continuously

MVI A, 50 → initialize B255

OUT CWR

BACK: MVI A, FF → To send 1 to all LEDs at port A.

OUT PORTA

CALL DELAY

MVI A, 00 → To send 0 to all LEDs at port A.

OUT PORTA

CALL DELAY

JMP BACK.

Delay: DELAY: MVI C, FF

REP: DEC C

JNZ REP

RET.

Program- display digits 0-9.

MVI A, FF

OUT CWR

AGAIN: MVI A, 3FH
CALL DELAY ← OUT PORTA } 0

MVI A, 06H
OUT PORTA } 1
CALL DELAY

MVI A, 5B
OUT PORTA } 2.
CALL DELAY

JMP AGAIN

DELAY: MVI C, FFH

BACK: DEC C

NOP

NOP

JNZ BACK

RET.

I/O PORTS

Port 0

- P0.0 - P0.7.
- normal bidirectional I/O port - or
- used for add/data interfacing for accessing external mem.
- when control = 0 $\Rightarrow$ bidirectional I/O port
 - 1 $\Rightarrow$ Add data interfaced

Port 0 $\rightarrow$ i/p

- control = 0
- '1' is written to the latch $\rightarrow$ Both MOSFET are off.
- Hence o/p pin has floats - data on pin is directly read by read pin.

Port 0 $\rightarrow$ o/p

- control = 0

- port-2 latch remains same stable when port-2 pin is used for external mem access.

Port -3

- 8 pins - P3.0 $\rightarrow$ P3.7
- Each pin have alternate function.
- Can individually program for I/O pins or alternate func.
- Alternate function active only when latch = 1.
- Alternate functions are

RxD
TxD
INT0
INT1
T0
T1
WR
RD

Ktunotes.in

Port -1

- 8 pins - P1.0 $\rightarrow$ P1.7.
- Don't have alternate function
- dedicated only $\rightarrow$ I/O interfacing

Output port

- The pin is pulled up or down through internal pull-up

i/p port

- '1' has to be written to the latch.
- Bit written to the pin by external device can be read by processor.

Port -2

- 8 pins - P2.0 $\rightarrow$ P2.7.
- used for higher external add byte or normal I/O port

Register organisation.

- 256 bytes

- 128 $\rightarrow$ 00h - 1Fh - Register banks
- $\rightarrow$ 20h - 2Fh - Bit address RAM
- $\rightarrow$ 30 - 7Fh - General purpose RAM

Internal RAM

- 128 $\rightarrow$ 80h $\rightarrow$ FFh - SFR.

Internal RAM

1. Register banks
2. Bit addressable RAM
3. General purpose RAM.

1. Register banks

- 32 working regis combined to form 4 banks of 8 registers each.

- R0, R1, R2, R3

- 4 registers banked are numbered 0-3
made up of registers named R0 - R3

- RSO & RSI in PSW determine which bank is using

- Bank 0 is selected when on Reset

PSW

CY	AC	FO	RS1	RS0	OV	-	P
----	----	----	-----	-----	----	---	---

TMOD

GATE	C/T	M1	M0	GATE	C/T	M1	M0
------	-----	----	----	------	-----	----	----

2. Bit addressable RAM

- 16 bytes are bit addressable
- 20H $\rightarrow$ 2FH
- 16 bytes provide 128 bits of RAM bit
- Bit variable can set and cleared with command

SETB 25h

CLR 25h.

CPL 25h complement

- Direct address mode $\rightarrow$ Single bit inst.

3. General purpose RAM

- 30h $\rightarrow$ 7fh
- addressable as byte.
- 80 bytes of internal RAM are available.
- Direct or indirect addressing

MOV A, 6Ah.

4. SFR

- 80 - 0FFh.
- Some SFR are bit addressable.
- 21 registers
- ACC, B, PSW, SP, DPH, DPL, P0, P1, P2, P3
- IP, IE, TMOD, TCON, TH0, TLO, TH1, TH2, TH3
- SCON SBUF PCON.

TCON

M1	M0	mode
0	0	0 - 13 bit Timer
0	1	1 - 16 bit timer
1	0	2 - 8 bit Auto-Reload T/C
1	1	3 - (Timer 0) TLO - 8 bit T/C controlled by T0 control bits
		- T1T0 - 8 bit - Timer controlled by T1 control bits
1	1	3 - (Timer 1) T/C 1 stopped.

TCON

TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0
-----	-----	-----	-----	-----	-----	-----	-----

TF - Timer flow

TR - Timer run

IE - External Interrupt

IT - Interrupt type.

SCON

SM0	SM1	SM2	REN	TBS	RB8	TI(R)
-----	-----	-----	-----	-----	-----	-------

SM - Serial port mode

REN - Receiver enable bit

TBS - Transmit 9th bit

RB8 - Receiver bit 9th

TI - Transmitt interrupt flag

RI - Receive interrupt flag

PCON

SMOD	-	-	-	GF1	GF0	PD	IDL
------	---	---	---	-----	-----	----	-----

PD - power down

IDL - Idle mode bit

Bit handling inst

SETB C

CPL C

CLR C

Bit manipulation inst

CLR C

CPL C

SETB C

ANL C

ORL C

MOV C

JC.

eg.
DJNZ

Assembler directives

- They are sp1 inst to the assemble pgm and are used to define specific operations
- part of executable pgm
- ORG - ~~at~~ indicate the beginning of address
- EQU - used to define a constant without occupying a memory loca
→ COUNT EQU 25
MOV R3, #COUNT
- ^{define byte} DB - used to define a 8-bit data.
→ DATA DB 34.
- DW - define word
- DBIT - define bit
- END - last line of an 8051 pgm, to stop the assembler pgm.

500 ns delay.

MOV R5, #250D.

LOOP: DJNZ R5, LOOP

RET.

1 ms delay

MOV R5, #250D

MOV R6, #250D

LOOP1: DJNZ R5, LOOP1

LOOP2: DJNZ R6, LOOP2

RET.

1 Sec. delay

MOV R5, #250D.

LOOP: ACALL DELAY

ACALL DELAY

ACALL DELAY

ACALL DELAY

DJNZ R5, LOOP.

DELAY: MOV R6, #250D

MOV R7, #250D

L1: DJNZ R6, L1

L2: DJNZ R7, L2

RET.

PORT 0

output

MOV A, #00H

BACK: MOV P0, A

ACALL DELAY

CPL A

SJMP BACK.

input

MOV A, #0FFH

MOV P0, A

BACK: MOV A, P0

MOV P1, A

SJMP BACK.

PORT 1.

output.

MOV A, #00H

BACK: MOV P1, A

ACALL DELAY

CPL A

SJMP BACK.

input

MOV A, #0FFH

MOV P1, A

MOV A, P1

MOV R7, A.

PORT-2

output

MOV A, #00H

BACK: MOV P2, A

ACALL DELAY

CPL A

SJMP BACK

input.

MOV A, #0FFH


MOV P2, A

MOV A, P2

MOV R7, A.

Program for generating 1KHz. Square wave.

$$T = \frac{1}{f} = \frac{1}{1 \times 10^3} = 1 \text{msec.}$$



ORG 000H.

MOV A, #00H

BACK: MOV P, A

ACALL DELAY

CPL A

SJMP BACK

END.

DELAY: MOV R5, #250

~~MOV R6, #250~~

LOOP: DJNZ R5, LOOP

RET.

1. find the mc for 11.0592 MHz

$$\Rightarrow \frac{11.0592}{12} = 921.6 \text{ kHz}$$

$$\text{machine cycle} = \frac{1}{921.6} \\ = 1.085 \mu\text{s}$$

2. find the size of the delay

```
MOV A, #55H
A: MOV PI, A
  ACALL DELAY      145 = 1 mc
  CPL A
  SJMP A
```

time delay

```
DELAY: MOV R3, #200    1
      HERE: DJNZ HERE 200x2
      RET.             2.
```

$$(1 + (200 \times 2) + 2) \times 1.085 \mu\text{s} = 436.255 \mu\text{s}$$

```
③ DELAY: MOV R3, #250    1
      HERE: NOP           1
      NOP               1
      NOP               1
      NOP               1
      DJNZ HERE         2
      RET               2
```

$(250 \times 6) \times 1.85 = 1630.75 \mu\text{s}$

④ Square wave of 50% duty cycle.

- 50% $\rightarrow$ ON & OFF $\rightarrow$ same length.
- P1.0 $\rightarrow$ toggle with same time delay

```
HERE: SETB P1.0
      LCALL DELAY
      CLR P1.0
      LCALL DELAY
      SJMP HERE
```

```
HERE: CPL P1.0
      LCALL DELAY
      SJMP HERE
```

DATA type

1. unsigned char
 2. signed char
 3. unsigned int
 4. signed int
 5. sbit (single bit)
- Bit & sfr.

1. unsigned character

- 8 bit data type 0-255
- most widely used.
- counter value
- ASCII char.

write an 8051 cpgm to send values 00-ff to port 1.


```
 $\Rightarrow$  #include <reg51.h>
void main (void)
```

```
{
  unsigned char z;
  for (z=0; z<=255; z++)
    P1 = z;
}
```


DAC.

$$F = \frac{1}{1.1RC}$$

ADC 0809.



MOV P1, #0FFH.

CLR P2.6


SETB P2.6

1kx JB P2.7, here

CLR P2.5

MOV A, P1


DAC 808




$$I_{out} = I_{ref} \left(\frac{D_7}{2} + \frac{D_6}{4} + \frac{D_5}{8} + \frac{D_4}{16} + \frac{D_3}{32} + \frac{D_2}{64} + \frac{D_1}{128} + \frac{D_0}{256} \right)$$

PSW

8085



8051



R31 R0
0 0 Rb0
0 1 Kb1
1 0 Rb2
1 1 Rb3

1024 ~~bits~~ 'memory

18 0001 1000
19 0001 1001
20 0010 0001
3 0010 0001
0010 0110

28 0010 1000
14 0001 1000
4 6 0100 0000

74LS13 2 7 4

74LS13

